

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 7,292,586 B2
APPLICATION NO. : 09/823802
DATED : November 6, 2007
INVENTOR(S) : Gautam Dewan et al.

Page 1 of 2

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the Last Page of the Patent, claim 23 was listed incorrectly and claims 24-28 were omitted. Claims 23-28 should read:

Column 38, lines 54-65 should read

23. In a router having a system on a chip, the system on a chip used to parse a packet or to encapsulate data to form a packet, a method for programming the system on a chip comprising:
downloading a routine for a new type of protocol to the system on a chip;
storing the downloaded routine in the system on a chip; and
adding a call to the stored routine in a template, the template tying routines together to parse a packet to extract data or to encapsulate data to form a packet.

Column 38, line 66, insert:

24. The method of claim 23, wherein the downloading of the routine includes downloading the routine for a routing protocol.

25. The method of claim 23, wherein the downloading of the routine includes downloading the routine from a network or an external device.

26. The method of claim 25, wherein the downloading of the routine from a network includes downloading the routine from an Internet network.

27. The method of claim 23, wherein the adding of the call to the stored routine includes adding a call to the stored routine related to a new protocol.

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 7,292,586 B2
APPLICATION NO. : 09/823802
DATED : November 6, 2007
INVENTOR(S) : Gautam Dewan et al.

Page 2 of 2

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

28. A programmable micro-controller comprising:
an embedded memory means for storing one or more instruction words; each instruction word including a plurality of instruction fields; and
one or more processing means for processing the plurality of instruction fields in parallel for each instruction word, each instruction field related to a specific operation for parsing a packet or encapsulating data to form a packet,
wherein the embedded memory means further includes a template means for providing a routine associated with each protocol header.

This certificate supersedes certificate of correction
issued September 23, 2008.

[REDACTED]

[REDACTED]

[REDACTED]

[REDACTED]